

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/722,918	11/26/2003	Jonathan Jedwab	5649-2222	1180
20792 7590 09/13/2007 MYERS BIGEL SIBLEY & SAJOVEC PO BOX 37428			EXAMINER	
			RIZK, SAMIR WADIE	
RALEIGH, NC 27627			ART UNIT	PAPER NUMBER
			2112	
			MAIL DATE	DELIVERY MODE
			09/13/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		$m\sim$	
	Application No.	Applicant(s)	
	10/722,918	JEDWAB ET AL.	
Office Action Summary	Examiner	Art Unit	
	Sam Rizk	2112	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet	with the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory perion - Failure to reply within the set or extended period for reply will, by state that the period for reply will, by state that the period for reply will be stated to the period for reply wi	DATE OF THIS COMMUI 1.136(a). In no event, however, may od will apply and will expire SIX (6) M tute, cause the application to become	NICATION. a reply be timely filed ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).	
Status			
1)⊠ Responsive to communication(s) filed on <u>03</u>	July 2007.		
	his action is non-final.		
3) Since this application is in condition for allow		atters, prosecution as to the merits is	
closed in accordance with the practice unde	· ·		
Disposition of Claims			
4) ⊠ Claim(s) <u>1-35</u> is/are pending in the application 4a) Of the above claim(s) is/are withd 5) □ Claim(s) is/are allowed. 6) □ Claim(s) is/are rejected. 7) ☒ Claim(s) <u>1-35</u> is/are objected to. 8) □ Claim(s) are subject to restriction and	rawn from consideration.		
Application Papers			
9) The specification is objected to by the Exami 10) The drawing(s) filed on <u>08 December 2006</u> is Applicant may not request that any objection to the Replacement drawing sheet(s) including the corn 11) The oath or declaration is objected to by the	s/are: a) accepted or b) he drawing(s) be held in abey ection is required if the drawi	rance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for forei a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a li	ents have been received. ents have been received in riority documents have be eau (PCT Rule 17.2(a)).	Application No en received in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper N	w Summary (PTO-413) lo(s)/Mail Date of Informal Patent Application	
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 9/11/2007.	6) Other: _		

Art Unit: 2112

DETAILED ACTION

- Response to the applicant's amendment dated 7/3/2007

- Amended claims 1-35 have been submitted for examination
- Amended claims 1-35 have been rejected

Response to Arguments

 Applicant's arguments with respect to claims 1-35 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner-in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- Claims 1, 2, 12-14, 19, 20, 25-28 and 34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown et al. US patent no. 6360340 (Hereinafter Brown) and further in view of Marinissen et al. US patent no. 6721911 (Hereinafter Marinissen).

Art Unit: 2112

3. In regard to claim 1, Brown teaches:

- (Currently Amended) A magnetic memory comprising:

at least two magnetic memory cells configured to store data, the at

least two magnetic memory cells

(Note: col. 1, line 6 in Brown)

a control system configured to at least twice obtain parametric

values from the magnetic memory cells and generate a corresponding

compressed fault map using the parametric values, wherein at least

one of the compressed fault maps is compared to a previous one of

the compressed fault maps and an indication is provided if there are

differences,

(Note: FIG. 2, reference characters (210), (214), (216), (218), (220), (222)

and (224) and col. 6, lines (7-37) in Brown)

However, brown does not teach:

- the at least two magnetic memory cells being components of the

magnetic memory; and

the control system being a component of the magnetic memory.

Marinissen in an analogous art that teaches method and apparatus for

testing a memory array using compressed responses teaches:

Art Unit: 2112

 the at least two magnetic memory cells being components of the magnetic memory; and

(note: FIG. 1, reference character (24) in Marinissen)

the control system being a component of the magnetic memory.

(Note: FIG. 1, reference characters (22), (26) and (28) and col. 2, lines (26-27) in Marinissen)

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaching of Marinissen that comprise control system and memory cells being a component of the magnetic memory with the teaching of Brown.

This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized the need to for immediate access to the memory cells to efficiently calculate parametric values of a memory.

- 4. In regard to claim 2, Brown teaches:
 - Original) The magnetic memory of claim 1, wherein each one of the compressed fault maps includes at least one error detection code (col. 3, lines (42-53) in Brown) result which is calculated over the addresses of the magnetic memory cells which have a fault, wherein each one of the magnetic memory cells has a corresponding one of at least two addresses, and wherein the one of the magnetic memory cells has the

Art Unit: 2112

fault when a corresponding one of the parametric values is not within an expected range.

(Note: col. 5, lines 9-17 in Brown)

5. In regard to claim 25, Brown teaches:

 (Currently Amended) The magnetic memory of claim 1, wherein the control system means is configured to periodically obtain parametric values from the magnetic memory cells and generate a corresponding compressed fault map

(Note: FIG.2, reference characters (210), (214), (216), (218), (220), (222) and (224) and col. 6, lines (7-37) in Brown)

6. In regard to claim 26, Brown teaches:

- (Currently Amended) The magnetic memory of claim 25, wherein the control system means includes:
 - first means configured to store a procedure for obtaining parametric values from the magnetic memory cells and generating the corresponding compressed fault map using the parametric values; and
- second means configured to periodically execute the procedure and generate the corresponding compressed fault map, wherein the second means compares the compressed fault map to a previous one of the compressed fault maps and provides the indication if there are differences.

Art Unit: 2112

(Note: FIG.2, reference characters (210), (214), (216), (218), (220), (222) and (224) and col. 6, lines (7-37) in Brown)

- 7. Claims 12, 27 and 34 are rejected for the same reasons as per claim 1.
- 8. Claims 13, 20 and 28 are rejected for the same reasons as per claim 2.
- 9. In regard to claim 14, Brown teaches:
 - (Original) The controller of claim 13, wherein the first compressed fault map and the second compressed fault map each include at least two error detection code results, wherein each one of the error detection code results is calculated for a corresponding one of at least two address ranges, over the addresses of the magnetic memory cells which have the fault and are within a same one of the address ranges, wherein each one of the addresses is within only one of the address ranges.

(Note: col. 5, lines (8-17)in Brown)

10. In regard to claim 19, Brown and in further view of Marinissen teach:

(Currently Amended) A storage system, comprising:

- at least two magnetic memory storage devices, each including at least one array of magnetic memory cells configured to store data, the at least two magnetic memory storage devices (Note: col. 7, line 28 in Brown) being components of the storage system (note: FIG. 1, reference character (24) in Marinissen); and

Art Unit: 2112

a control system configured to periodically obtain parametric values from magnetic memory cells in the magnetic memory storage devices and generate, using the parametric values, at least one error detection code result which is compared to a previous at least one error detection code result, wherein an indication is provided if there are differences (Note: FIG. 2, reference characters (210), (214), (216), (218), (220), (222) and (224) and col. 6, lines (7-37) in Brown), the control system being a component of the storage system (Note: FIG. 1, reference characters (22), (26) and (28) and col. 2, lines (26-27) in Marinissen).

Page 7

- 13. Claims 3-11,15-18, 21-24, 29-33 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown and in further view of Marinissen as applied to claim 2 above, and further in view of Yamada et al. US patent no. 6634004 (Hereinafter Yamada).
- 14. In regard to claim 3 Brown substantially teaches all the limitations as in claim 2.

However, Brown and further view of Marinissen does teach:

(Original) The magnetic memory of claim 2, wherein each one of the compressed fault maps includes at least two error detection code results, wherein each one of the error detection code results is calculated for a corresponding one of at least two address ranges, over the addresses of the magnetic memory cells which have the fault and are within a same one of the

Art Unit: 2112

address ranges, wherein each one of the addresses is within only one of the address ranges.

Yamada, in analogous art that teach threshold analysis system capable of deciding all threshold voltages included in memory device teaches:

- (Original) The magnetic memory of claim 2, wherein each one of the compressed fault maps includes at least two error detection code results, wherein each one of the error detection code results is calculated for a corresponding one of at least two address ranges (Note: fig. 3, and col. 4, lines (51-67) in Yamada), over the addresses of the magnetic memory cells which have the fault and are within a same one of the address ranges, wherein each one of the addresses is within only one of the address ranges.

(Note Fig. 3 address ranges in Yamada)

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaching of Yamada that comprise of fault maps error diction code with the teaching of Brown and in further view of Marinissen.

This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized the need to efficiently calculate parametric values of memory devices.

Art Unit: 2112

15. In regard to claim 4, Yamada teaches:

(Original) The magnetic memory of claim 1, wherein each one of the compressed fault maps includes at least one error detection code result which is calculated over fault types and corresponding addresses of the magnetic memory cells which have a fault, wherein each one of the magnetic, memory cells has a corresponding one of at least two addresses, wherein the one of the magnetic memory cells has the fault when a corresponding one of the parametric values is not within an expected range, and wherein the corresponding one of the parametric values is compared to the expected range to infer a corresponding one of the fault types.

(Note: Figures 4 and 5 in Yamada)

16. In regard to claim 5, Yamada teaches:

(Original) The magnetic memory of claim 41 wherein each one of the compressed fault maps includes at least two error detection code results, wherein each one of the error detection code results is calculated over one of the fault types and the corresponding addresses of all of the magnetic memory cells which have a same one of the fault types.

(Note: Figure 5, any of fail bit information "X" in Yamada)

17. Claims 6, 24, 29 and 32 are rejected for the same reasons as per claim 3.

Art Unit: 2112

18. In regard to claim 7, Yamada teaches:

(Original) The magnetic memory of claim 4, wherein the fault types and the corresponding addresses of the magnetic memory cells are sorted into a numerical order before the error detection code result is calculated.

Note the sequence of threshold information faults of device under test in FIG. 5.

- 19. In regard to claim 8, Yamada teaches
 - (Original) The magnetic memory of claim 4, wherein the fault types and the corresponding addresses of the magnetic memory cells are sorted into a numerical order before the error detection code result is calculated.

(Note: col. 7, lines 3-55) in Yamada)

20. In regard to claim 9, Brown teaches:

(Original) The magnetic memory of claim 4, wherein the error detection code result is calculated using a cyclic redundancy check code.

Note: the RLE "Run Length Encoder" in FIG. 2, reference character (216) in Brown produces fault signature code. The CRC code is a design choice that is obvious over Brown.

21. In regard to claim 10, Yamada teaches:

(Original) The magnetic memory of claim 1, wherein the previous one of the compressed fault maps is generated using parametric values obtained from the magnetic memory cells the first time that the control system obtains the parametric values from the magnetic memory cells. (Note: FIG. 4, reference characters (s12), (s14) and (s16) in Yamada)

Art Unit: 2112

21. In regard to claim 11, Brown teaches:

- (Original) The magnetic memory of claim 1, wherein the previous compressed fault map is stored in at least one of the magnetic memory cells.

(Note: FIG. 1, reference character (126) in Brown)

- 23. Claims 15, 22, 30, and 33 are rejected for the same reasons as per claim 4.
- 24. Claims 16, 23 and 31 are rejected for the same reasons as per claim 5.
- 25. Claims 17 and 21 are rejected for the same reasons as per claim 3.
- 26. Claim 18 is rejected for the same reasons as per claim 11.
- 27. Claim 35 is rejected for the same reasons as per claim 7.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will

Art Unit: 2112

the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sam Rizk whose telephone number is (571) 272-8191. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-Jacques can be reached on (571) 272-6962. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronics Business Center (EBC) at 866-217-9197 (toll-free)

Sam Rizk,

Examiner

ART UNIT 2112